FPGA, SoC and CPLD from Altera > Products > ... > Arria V GT FPGA Development Kit

## Figure 1. Arria V GT FPGA Development Board with Two 5AGTFD7K3 FPGAs



The Altera<sup>®</sup> Arria<sup>®</sup> V GT FPGA Development Kit provides a complete design environment that includes all the hardware and software that you need to develop full FPGA designs and test them within a system environment. The development kit is RoHS compliant, and includes the following features:

- Two FPGAs for system-level design
  - Arria V GT FPGA: 504K logic elements (LEs), F1517 package, 36 6G tranceivers, and I3 speed grade

Three I/O expansion slots: two high-speed mezzanine cards (HSMCs) and one FPGA mezzanine card (FMC)

- 2 GB of DDR3 SDRAM memory, 4.5 MB of QDR II+ memory, and 1 Gb of flash memory
- Two SFP+ connections
- SMAs and the new Samtec Bull's Eye connectors
- Ability to measure individual power rails on each chip

### **Ordering Information**

## Table 1. Altera's Arria V GT FPGA Development Kit Ordering Information

Ordering Code	Ordering Information
DK-DEV-	The <b>Arria V GT FPGA Development Kit</b> features a 5AGTFD7K3 device and a one-year license for the Quartus <sup>®</sup> Prime design software.
5AGTD7N	Contact your local Altera distributor to place your order.

#### Notes:

- 1. Buyer represents that it is a product developer, software developer or system integrator and acknowledges that this product is an evaluation kit that is not FCC authorized, is made available solely for evaluation and software development, and may not be resold.
- 2. You can purchase optional HSMC and FMC connector interfacecompatible daughter cards, adapters, or cables to use with your development kit.

### **Development Kit Contents**

The Arria V GT FPGA Development Kit features the following:

- Arria V GT FPGA development board (see Figure 1) Unit 1: Arria V GT FPGA: 5AGTFD7K3F40I3N
  - Memory
    - 1,152 MB x72 DDR3 SDRAM
    - 4.5 MB (1 Mb x 36) QDR II+ SRAM
    - 1 Gb sync flash (x16)
  - Communication ports

- PCI Express<sup>®</sup> (PCIe<sup>®</sup>) x8 edge connector
- HSMC Port A (Eight transceiver channels)
- USB 2.0
- Gbps Ethernet
- Chip-to-chip bridge with 29 LVDS inputs and 29 LVDS outputs, and x8 transceivers
- Two SFP+ channel
- Bull's Eye connector (Three 10 Gbps transceiver channel)
- SMA connector (One 10 Gbps transceiver channel)
- Configuration
  - JTAG
  - Fast passive parallel (FPP) parallel flash loader (PFL)
- Buttons, switches, LEDs, and displays
  - One CPU reset push button
  - Three user push buttons
  - Eight dual in-line package (DIP) switches
  - 16 user LEDs (eight bi-color diodes)
  - Three PCIe LEDs
  - Three HSMA Status LEDs
  - 16x2 character LCD
- Unit 2: Arria V GT FPGA: 5AGTFD7K3F40I3N
  - Memory
    - x64 DDR3 SDRAM soft controller (or x32 hard intellectual property (IP) controller)
  - Communication ports
    - HSMC Port B (Four transceiver channels)
    - FMC Port (Ten transceiver channels)
    - Chip-to-chip bridge with 29 LVDS inputs and 29 LVDS outputs, and x8 transceivers
    - One serial digital interface (SDI) channel
    - Bull's Eye connector (One 6 Gbps transceiver channel)
    - Bull's Eye connector (One 10 Gbps transceiver channel)
    - SMA connector (One 10 Gbps transceiver channel)
  - Configuration
    - JTAG
    - FPP PFL
  - Buttons, switches, LEDs, and displays
    - One CPU reset push button
    - Three user push buttons

- Eight DIP switches
- 16 user LEDs (eight bi-color diodes)
- Miscellaneous
  - EPM2210GF324 system controller
  - EPM570GM100 on-board USB-Blaster<sup>™</sup> II download cable
- Clocking
  - 50 MHz and 148.5 MHz oscillator
  - 100 MHz and four 4 output programmable oscillators
  - SMA input (LVPECL)
- Power
  - Laptop DC input
  - PCIe edge connector
- System monitoring
  - Power (voltage, current, and wattage)—per unit per rail
- Loopback and debug HSMC cards
  - Samtec's Bull's Eye assembly kit
- Power adapter and cables
  - Arria V GT FPGA Development Kit software content
    - Complete documentation
      - User guide
      - Reference manual
      - Board schematics and layout design files
    - GUI-based Board Test System
      - Includes complete Quartus software projects with open source register transfer level (RTL)
    - Board Update Portal
      - Includes complete Quartus software projects with open source RTL
    - Quartus Prime design software, Development Kit Edition (DKE)
      - License to use full version of Quartus Prime design software for one year

# Figure 2. Arria V GT FPGA Development Board Block Diagram

